RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Here are 80 public repositories matching this topic...
RISC-V Simulator written in C++.
-
Updated
Apr 15, 2023 - C++
Cross-platform (x86-64, ARM Cortex-M and A, and RISC-V) digital signal processing library
-
Updated
Nov 16, 2023 - C++
-
Updated
Feb 5, 2024 - C++
Test the SPI1 pheriperal and look at the waveforms
-
Updated
Jul 19, 2020 - C++
A POSIX compatible toy kernel written in C++
-
Updated
Dec 11, 2023 - C++
An easy-to-use, still-in-development RISC-V 32-bit instruction-accurate (IA) simulator.
-
Updated
May 8, 2023 - C++
An emulator for a RISC-V microcontroller designed for embedded/operating systems development
-
Updated
Jan 28, 2024 - C++
Scripts and templates for assisting development. Code generators, MMIO Register interfaces.
-
Updated
Jul 7, 2022 - C++
peRISCVcope is a simple rv32i interpreter written in C++ for teaching purposes. Currently, it is in alpha status.
-
Updated
Feb 12, 2024 - C++
A compiler for a subset of C11 language. Under development...
-
Updated
Apr 13, 2022 - C++
Simulator foundry for RISC-V ISA - early stage
-
Updated
Nov 30, 2020 - C++
NodeMach, the RISC-V 64 virtual environment for NodeNet
-
Updated
Jan 29, 2023 - C++