Skip to content
View cindychip's full-sized avatar
Block or Report

Block or report cindychip

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,279 488 Updated Jun 6, 2024

OpenTitan: Open source silicon root of trust

SystemVerilog 2,409 721 Updated Jun 15, 2024