Skip to content

Issues: Xilinx/Vitis_Accel_Examples

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
7 Open 75 Closed
7 Open 75 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Would it be possible to communicate between 2 host via ethernet?
#86 by tangyuelm was closed Apr 14, 2023
2
”ERROR: [v++ 60-398] cf2sw failed“ when run "p2p_bandwidth" with SmartSSD U.2
#85 by sdudyl was closed Apr 14, 2023
2
x3ntg python module missing
#84 by EngineerFPGA was closed Feb 15, 2023
1
Does Vitis2021.1 support host_py example?
#83 by zyt1024 was closed Feb 15, 2023
1
'image2d' is not supported by the current compiler
#81 by ghost was closed Sep 19, 2022
2
utils.mk:30: *** XILINX_VITIS variable is not set, please set correctly and rerun. Stop.
#79 by bpradeep508 was closed Feb 15, 2023
1
utils.mk:30: *** XILINX_VITIS variable is not set, please set correctly and rerun. Stop.
#78 by bpradeep508 was closed Feb 15, 2023
1
utils.mk:30: *** XILINX_VITIS variable is not set, please set correctly and rerun. Stop.
#77 by bpradeep508 was closed Feb 15, 2023
1
Segmentation fault (core dumped) after programming .xclbin file to U50 board
#76 by IskandarZhang was closed Sep 3, 2022
1
Resources exhausted for {HBM[0:4]} error in hbm_simple demo
#75 by IskandarZhang was closed Sep 3, 2022
1
AIE support on VCK5000
#74 by JuanEsco063 was closed Aug 26, 2022
1
Problem with accessing SSD from FPGA
#73 by omidrostamabadi was closed Sep 3, 2022
2
Vitis_Accel_Examples 2020.2 error
#71 by crizy was closed Aug 11, 2022
2
must be enabled with the -std=c++0x or -std=gnu++0x compiler options
#70 by crizy was closed Aug 8, 2022
3
Cannot decrease the reference clock frequency for u200
#69 by tangyuelm was closed Jul 15, 2022
1
Is it possible to do software emulation without Xilinx FPGA and run the code on CPU?
#68 by enes1994 was closed Jul 15, 2022
4
[XRT] ERROR: See dmesg log for details. err = -22 in cpp_kernels/simple_vadd
#67 by xooxit was closed Jun 23, 2022
1
Vitis_Accel_Examples error
#65 by crizy was closed Jul 12, 2022
4
New Makefile structure ignores existing PLATFORM value
#64 by deffel was closed Jul 7, 2022
3
Vitis_Accel_Examples/hello_world example question
#63 by crizy was closed Jul 12, 2022
2
common/includes/xcl2/xcl2.cpp:46 Error calling err = cl::Platform::get(&platforms), error code is: -1001
#62 by crizy was closed Jul 12, 2022
5
Running p2p bandwidth example fails
#61 by teotro was closed Jul 12, 2022
2
Load multiples xclbin files in host code
#60 by rubende was closed Apr 26, 2022
4
aie_adder: misleading readme, hardcoded xclbin name
#59 by ksstms was closed Jul 12, 2022
2
providing --clock.defaultFreqHz on Alveo U200 2021.1 does not work / hangs
#58 by mayyxeng was closed Apr 5, 2022
4
ProTip! Updated in the last three days: updated:>2024-06-09.