Skip to content

Insights: jadebuilds/tt06-mcu-voting

Forks

switch to list view
@TinyTapeout TinyTapeout / tt06-verilog-template
@aamir9392 aamir9392 / tt06-verilog-afthb-
@abhinavkjayan2004 abhinavkjayan2004 / tt06-verilog-abhinav
@Abid-HA Abid-HA / tt06-verilog-templateabid
@adilgec23 adilgec23 / tt06-muhammed-revath
@aiju aiju / tt06-aiju-8080
@aimz25 aimz25 / tt06-verilog-template
@Ajay6651 Ajay6651 / tt06-verilog-killer
@Akshayvyshnav Akshayvyshnav / tt06-verilog-muttapuff
@alex-segura alex-segura / tt06-pong
@amal2004ik amal2004ik / tt06-amal
@amalarun amalarun / tt06-verilog-template
@Amit-P-2003 Amit-P-2003 / tt06-verilog-chip
@andrewtron3000 andrewtron3000 / tt06-verilog-template
@anjanalenin anjanalenin / tt06-verilog-nanoforge
@Anlin8 Anlin8 / tt06-verilog-monster
@Anmmii Anmmii / cruzz
@Annama98 Annama98 / tt06-verilog-template
@anu9901 anu9901 / tt06-verilog-rayeedemo
@AparnaGBinu AparnaGBinu / tt06-verilog-aparna
@arunav321 arunav321 / tt06-verilog-tkmdemo
@arunavmgits arunavmgits / tt06-verilog-gecktt
@aryan-kannaujiya aryan-kannaujiya / tt06-verilog-template
@ASIFMUHAMMED756 ASIFMUHAMMED756 / tt06-verilog-chipcraft
@Asiya500 Asiya500 / tt06-verilog-kmea
@aslam5353 aslam5353 / tt06-verilog-aslam5353
@atharv-004 atharv-004 / tt06-verilog-template
@athirapradeep789 athirapradeep789 / tt06-verilog-templatekmea-demo
@ATHULKJAYAN1 ATHULKJAYAN1 / tt06-verilog-project1
@athulvcr athulvcr / tt06-verilog-tiny
@axibo-reiner axibo-reiner / tt06-verilog-template
@beaprog beaprog / tt06-verilog-PWM
@OnSachinSharma OnSachinSharma / tt06-verilog-PWM
@benpayne benpayne / tt06-verilog-68k-ps2
@CaptModTerm13 CaptModTerm13 / tt06-verilog-template-tkmce
@cchan cchan / tt06-fp8-demo
@chakilakapetapoocha chakilakapetapoocha / tt06-verilog-mitsworkshop
@charlesvarghese121709 charlesvarghese121709 / tt06-verilog-chipcraft
@CKPope CKPope / tt06-verilog-template
@devinatkin devinatkin / tt06-verilog-codespaces
@devmonkZA devmonkZA / tt06-verilog-template
@edwarderin edwarderin / tt06-verilog-muhu
@efabless efabless / tt06-verilog-template
@ei21 ei21 / tt06-verilog-template
@Epliz Epliz / tt06-fp8-fma
@Equipo6TESVG Equipo6TESVG / tt06-verilog-template
@fabricchip fabricchip / tt06_um_fpu
@feonajova14 feonajova14 / tt06-verilog-template
@fstolzcode fstolzcode / tt06-tinyZuse
@Gabriel-H-R Gabriel-H-R / tt06-verilog-template
@gak25 gak25 / tt06-8bit-cpu-ext
@geona24 geona24 / m1234
@Gittyki Gittyki / tt06-verilog-Project
@gonsolo gonsolo / tt06-gonsolo-pepe
@gopika04r gopika04r / tt06-verilog-template
@GOPIKA123345 GOPIKA123345 / tt06-verilog-GOPZ
@Hari7994 Hari7994 / tt06-verilog-hari
@harikrishnan-ps harikrishnan-ps / tt06-verilog-niya
@HelenSandraBabu HelenSandraBabu / tt06-verilog-jenhel
@hesscharlie hesscharlie / tt06-verilog-template
@hlunkur hlunkur / tt06-verilog-template
@hplp hplp / tt06-verilog-template
@HRI7667 HRI7667 / tt06-verilog-abhi
@ivan-zdane ivan-zdane / tt06-verilog-template
@jadebuilds jadebuilds / tt06-mcu-voting
@jainchirag180 jainchirag180 / tt06-verilog-template
@jasmineflower16 jasmineflower16 / tt06-verilog-adder
@Jeevan18Devika23 Jeevan18Devika23 / tt06-verilog-Jeevika
@JeswinAnto JeswinAnto / tt06-verilog-chipc
@JHsu01 JHsu01 / tt06-simple-clock
@JM2190 JM2190 / rich
@Joannamarynebu Joannamarynebu / tt06-verilog-template
@joelarisee joelarisee / tt06-verilog-tkm10
@JohnDMcMaster JohnDMcMaster / tt06-johndmcmaster-wastespace2
@Joselitsthayil Joselitsthayil / tt06-verilog-workshop
@kdotom kdotom / bit_ctrl
@KennethWilke KennethWilke / tt06-cdc-fifo
@urish urish / tt06-cdc-fifo
@KITCHUMON KITCHUMON / athul_verilog_mits
@sreenipai17 sreenipai17 / athul_verilog_mits
@KoviRobi KoviRobi / tt06-bluespec-template
@kritiiy kritiiy / tt06-verilog-nanoforge
@Kwaitv Kwaitv / tt06-verilog-uci-vlsi
@likhitJr likhitJr / tt06-verilog-lilJ
@luisquezada93 luisquezada93 / -tt06-ALU-Decoders-Luis
@Macro-07 Macro-07 / tt06-verilog-makk
@MalavikaVU MalavikaVU / tt06-verilog-scetworksho
@mariyaannjohnson mariyaannjohnson / tt06-verilog-tmi
@matztron matztron / tt06-PAL
@mdomar10 mdomar10 / tt06-verilog-kmea
@Megha191 Megha191 / tt06-verilog-s4ece
@mircearstan mircearstan / tt06-JohnsonCounter
@mishal-789 mishal-789 / IC_design_tiny_tapeout
@mitsece mitsece / tt06-verilog-mitssdd
@mole99 mole99 / tt06-verilog-template
@musta5434sangeeth musta5434sangeeth / tt06-verilog-template
@nancy-ets nancy-ets / tt06-verilog-risc5-stn
@NANDANA121 NANDANA121 / tt06-verilog-NANDU
@navya00609 navya00609 / icworkshop
@navya9245678 navya9245678 / tt06-verilog-template
@neilbluejohn neilbluejohn / tt06-verilog-template
@nihalashimn111 nihalashimn111 / tt06-verilog-nihshim45
@Niranjan043 Niranjan043 / tt06-verilog-Niranjan
@niveditasreya niveditasreya / tt06-verilog-template
@nlehrter nlehrter / tt06-tea-encryptor
@noritsuna noritsuna / tt06-tt_um_i4004
@nusaibakp nusaibakp / tt06-verilog-template
@PankajIITJ PankajIITJ / tt06-verilog-template
@parvathi-p parvathi-p / tt06-verilog-vishal
@petersn petersn / tt06-submission
@Rajkumarmr04 Rajkumarmr04 / tt06-verilog-rajkumar
@ramyadhadidi ramyadhadidi / tt06-8bit-cpu
@ender110 ender110 / tt06-8bit-cpu
@rana-spm rana-spm / tt06-sap-1
@rasic rasic / tt06-verilog-template
@ReFil ReFil / tt06-verilog-template
@rintjaimon rintjaimon / tt06-verilog-rint
@RK4444 RK4444 / tinytapeout_RK4444_VHDL_Test
@rmj003 rmj003 / tt06-verilog-template
@s1Pu11i s1Pu11i / tt06_simple_nco
@Sachin-906 Sachin-906 / tt06-verilog-sachin
@Sachinatgithubb Sachinatgithubb / tt06-verilog-template
@safa-hash safa-hash / tt06-verilog-safana
@SANILF SANILF / tt06-verilog-sanil
@schoeberl schoeberl / tt06-chisel-template
@shivam7086 shivam7086 / tt06-chisel-template
@tjarker tjarker / tiny-tapeout-pong
@SHARON9037 SHARON9037 / tt06-verilog-adarsh
@shreya-256 shreya-256 / tt06-verilog-sree
@Sidharth-A-M Sidharth-A-M / tt06-verilog-sidharth
@SiliconJackets SiliconJackets / tt06-verilog-template
@skandakrishnan skandakrishnan / tt06-verilog-template
@sree-75 sree-75 / tt06-verilog-rishi
@star1824 star1824 / tt06-verilog-chipcraft
@stevehoover stevehoover / tt06-tl-verilog-template
@sunainA0011 sunainA0011 / tt06-verilog-tmplt
@suraj123r suraj123r / tt06-verilog-hari
@Swathi-Shabu Swathi-Shabu / tt06-verilog-template
@TeresaJaison TeresaJaison / tt06-verilog-mitswork
@Thanmaya0118 Thanmaya0118 / tt06-verilog-workshop
@thiagodiassilva thiagodiassilva / tt06-verilog-template
@TinuTitus101 TinuTitus101 / tt06-mainproj-ctpuf
@TinyTapeout TinyTapeout / tt06-wokwi-template
@adennen adennen / tt06-wokwi-test
@Astrid-Broce Astrid-Broce / tt06-wokwi-template
@cittapeout cittapeout / tt06-wokwi-template
@DIEGO1250 DIEGO1250 / tt06-wokwi-template
@Djongo808 Djongo808 / tt06-wokwi-template
@ELMNS3 ELMNS3 / tt06-wokwi-template
@Ezli22 Ezli22 / tt06-wokwi-template
@felipe-SD felipe-SD / tt06-wokwi-template-BIT_TEST
@GeethaKV GeethaKV / tt06-wokwi-template
@kelvinutp kelvinutp / tt06-wokwi-template
@Khush-patel-10 Khush-patel-10 / 7-segment-counter-and-logic-gates
@luisdavikp luisdavikp / tt06-IFSC_Keyboard_Locker
@viniwestphal viniwestphal / tt06-wokwi-template
@x3e x3e / tt06-wokwi-template
@zacualpan00 zacualpan00 / tt06-wokwi-template
@TinyTapeout TinyTapeout / tt06-analog-template
@adalene04 adalene04 / tt06-analog-template
@akashpkakash akashpkakash / tt06-analog-template
@lcmj2803 lcmj2803 / tt06-analog-template
@Souravjr202 Souravjr202 / tt06-analog-sourav
@spacequal spacequal / tt06-analog-template-det-readout
@varsha-60 varsha-60 / tt06-verilog-template60
@vidyamidhun vidyamidhun / tt06-verilog-sample
@wmk7fe wmk7fe / tt06-otp-encryptor
@mcmorgul mcmorgul / tt06-otp-encryptor
@wuehr1999 wuehr1999 / tt06-wuehr1999-servotester
@XianshunSong XianshunSong / tt06-verilog-template
@Yadukh18 Yadukh18 / tt06-verilog-ambi-mol
@yannickreiss yannickreiss / tt06-stack
@YiminGao0113 YiminGao0113 / tt06-verilog-template
@Yuchen1203 Yuchen1203 / tt06-verilog-johnson
@zolpew zolpew / tt06-verilog-template